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Abstract
In this paper we evaluate various proposed VLSI models of computa­
tion. While there is consensus on the appraisal of chip area, controversy 
remains with regard to computation time. Thus we have analyzed in detail 
the propagation of signals on dispersive lines. The results are expressed 
in terms of adimensional parameters characteristic of any given fabrica­
tion technology. The conclusion is that both current and projected silicon 
technologies fall within the realm of the capacitive model, where a dis­
persive line can be replaced by a capacitance proportional to its length. 
Diffusion phenomena appear therefore to exceed the present VLSI horizon.
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A CRITIQUE AND AN APPRAISAL OF VLSI MODELS OF COMPUTATION
1. Introduction
The central question in the design and analysis of algorithms is the 
definition of the model of computation to be adopted. Indeed, "performance" 
becomes meaningful only in relation to a given model. This model is 
normally the simplified abstraction of a class of real or imaginary machines; 
for example, the RAM or Random-Access-Machine, is the model of practically 
the totality of existing (Von Neumann type) processors. The model of 
computation is the simplest possible, compatibly with the requirement of 
being realistic. In other words, while a model aims at capturing the 
essential traits of a system or technology, its simplicity is what enables 
theoretical appraisals of performance.
Very-Large-Scale-Integration (VLSI), as a computing environment, is no 
exception. Indeed considerable attention has been paid [ 1] [ 2] [ 3][ 4] 
to the definition of a suitable model. The basic parameters of any VLSI 
computation model are chip area A and computation time T. VLSI systems 
display a trade-off between these two parameters, each of which represents 
a well-defined cost aspect: chip area is a measure of fabrication cost and 
computation time is a measure of operating cost.
A general feature of all proposed — and presumably of all future — VLSI 
models of computation is that a chip is viewed as a computation graph, 
whose vertices are called nodes and whose arcs are called wires. Nodes are, 
by and large, devices and are responsible for information processing (com­
putations of boolean functions); wires are just electrical connections,and 
are responsible for both transfer of information and distribution of power
2supply and timing waveforms.
A given computation graph is to be laid-out in conformity with the 
rules dictated by technology. These rules are geometric constraints on 
admissible layouts and typically concern widths of wires and transistor 
regions, clearances between wires, transistors, etc., number of metallic 
layers, permissible orientations, etc.. Once a layout - that is, a legal 
planar embedding of the computation graph — has been produced, the chip 
area A is normally the area of the smallest rectangle inscribing the lay­
out, and is the sum of the areas of wires, transistors, and, possibly, of 
some wasted space. More formally we have:
Area Assumptions
Al. (Wire area) All wires have minimum width X > 0 (which includes both
the actual wire width and the clearance between wire and any other chip 
region) and at most v ^ 2 wires can overlap at any point (hypothesis of 
bounded number of layers). [All models.]
OA2. (Transistor-port area) Transistors and i/o ports have minimum area^X . 
[All models. ]
2 2A2.1 Transistors and I/O ports have fixed area c^, and cpX ,
respectively, for constants and cp [Brent-Kung [2]; Chazelle- 
Monier [ 4]].
A2.2 The chip is subdivided into compact regions, called "self-timed"; 
within a self-timed region A2.1 holds, while drivers of inter­
region wires have area proportional to the wire-length [Thompson 
[ 3] ; Seitz [ 5]].
A3. (Chip area) The chip area A is at least the sum of the area of the
wires, of the transistors, and of the I/O ports, and it is at most the 
area of the smallest rectangle (or convex region) enclosing a legal 
layout of the graph. [All models.]
3These rules are quite simple and uncontroversial. Indeed no difficulty arises 
in appraising the area of a given computation graph.
Radically different — as to a consensus among researchers — is the 
situation regarding the computation time T. To acquire the necessary 
perspective, let us call "an elementary action" the change of output of a 
transistor and the transmission of this change on the wires connected to this 
output. Thus, given a computation graph — which supports a prescribed 
algorithm — the designer can describe the execution of the algorithm as a 
sequence of sets of elementary actions. In other words, execution is con­
veniently modeled by a single-source/single-destination (corresponding to 
begin and end, respectively) directed acyclic graph, whose arcs correspond 
to elementary actions. Each arc is weighted with the time taken by the 
action it represents. This knowledge, in principle, seems quite adequate 
for the evaluation of T, by simply taking the value of the most time-con­
suming source-destination path in the acyclic graph. The difficulty lies, 
however, in the assignment of values to the arc weights. Indeed, the 
proposed computational models basically differ in this weight assignment.
More formally we have:
Time Assumptions
Tl. (Propagation time along a wire).
Tl.l A bit requires a constant time t to propagate along a wire,
irrespectively of its length. (Brent-Kung). (We refer to this 
case as the synchronous model.)
Tl.2 A bit requires a time O(log^) to propagate along a wire of length 
l  (Mead-Conway; Thompson). (We refer to this case as the 
capacitive model.)
42Tl.3 A bit requires a time 0(£ ) to propagate along a wire of length 
l  (Seitz; Chazelle-Monier). (We refer to this case as the 
diffusion model.)
T2. (Algorithm time) The computation time of an algorithm is the time of
the longest sequence of wire propagation times between beginning and
completion of the computation. [All models.]
The choices for Tl reflect the profound controversy on VLSI computation
time. In a preliminary analysis, one is tempted to conclude that Tl.3 is
the most realistic choice. Indeed, a wire is characterized by a resistance
and a capacitance which (in a given fabrication technique) both grow
linearly with the wire length; therefore, the time constant of the transistor
2load grows proportionally to l  , whence the conclusion Tl.3. Notice that 
the computational implications of Tl.3 — as noted by Chazelle-Monier in 
[ 4] — are drastic. Indeed, chip wires of substantially different lengths 
are ruled out and connections must exist only between devices in very close 
proximity. As a consequence, the only permissible computation graphs are 
of the mesh type (or closely related), which rules out very fast parallel 
computation, such as performed by computing structures of the type of the 
shuffle-exchange [6 ], the cube-connected-cycles [ 7 ], or the tree-connected 
machine [ 8 ].
Asymptotically, the line of arguments sketched above is unimpeachable, 
and therefore - for the theoretician of algorithmics - valid, since 
asymptotic analysis is the cornerstone of concrete computational complexity. 
However, the asymptotics of VLSI have a much closer horizon than, for 
example, the asymptotics of the Turing machine. This horizon, in fact, is 
set by realistic bounds on the expectations — in the current technology — 
of minimum feature size and maximum chip size.
5Within this horizon, the line parameters must be weighed against the 
nonnegligible output impedance of the driving transistor and the input 
impedance of the driven transistor. To appraise this interaction, it is 
therefore appropriate to take a critical look at the actual physical 
phenomena occurring during an "elementary action".
2. A mathematical model of wire switching
Perhaps the most characteristic feature of present-day VLSI technology 
is the fact that, irrespective of the choice of the devices (MOS-FET versus 
bipolar, for example) wires are realized as dispersive lines. This nature 
of wires is what determines the time behavior of networks (and must be 
reflected in the computation model) and the choice of devices, or of their 
operating regimes, has a nonessential effect on it. Therefore, with 
reference to dispersive line VLSI technology, any reasonable device selection 
is representative of the general problem.
In particular, we shall carry out our analysis with reference to the 
CMOS technology [9]. In figure la we have illustrated the circuit being 
considered. T^ is an n-channel MOS transistor, initially cut-off. Its 
drain load — that is the wire AB and the gate capacitance of the driven 
transistor “ is initially charged to voltage Vq . So , with reference to 
(IpgjV g) characteristic curves of figure lb, p^ is the initial operating 
point of T^. At t = 0 a step voltage v . = VQ is applied at the gate of T^; 
after a time Tq “ negligible with respect to the other intervening times — 
the current Iq corresponding to v^ = Vq is established and the operating 
point moves to . From this point on, the operating point moves on the 
v = Vq curve towards the origin and the transistor load discharges through 
the channel. It is our objective to analyze this phenomenon.
6(b)
Figure 2. The model (a) and the idealized characteristics.
The circuit is modeled as in figure 2a, where Cq is the gate 
capacitance of T a n d  the line, of length 4, has resistance r and capacitance 
c per unit of length. Transistor T-^  is modeled as a (variable) resistor 
Rq , to reflect the shape of the v = VQ characteristic curve. In particu- 
lar, we approximate the latter as in figure 2b with two straight line 
segments, meeting at the pinch-off voltage VpQ; the saturated regime 
is modeled by a horizontal segment starting at = (Vo,Io^> wilile
the so-called ohmic regime is modeled by a segment passing through the origin. We 
shall now study the general discharge regime, and later specialize it to 
the two regimes defined above.
72.1 General solution.
Let v(x,t) and i(x,t) denote the values of the line voltage and 
current at abscissa x and time t, respectively. From Ohm's law and the 
definition of capacitance we obtain
bv ôi dv
ôx ~ “r 1 ’ ÔX “ “C bt »
ô2v ôv b2i di
¡ 7 = rc ^  ‘
(1)
These are instances of the classical diffusion equation (or heat equation), 
which has been assiduously studied over the past century. It seem natural 
to suspect that we are dealing with a standard textbook problem. However, 
our boundary conditions deserve special attention.
We assume that the initial conditions be provided by
v(x,0) = vQ (x), x € [O,j0] (2 )
(or, alternatively, i(x,0) = ig(x)) where v^(x) is an arbitrary function, 
while the boundary conditions at x = 0 and x = & are supplied by the nature 
of the devices, that is,
v (0, t) =-R0i(0,t), t * 0 , 
c0 I f = i(je,t), t ^ 0 .
0 )
(4)
Here is a constant.




l - -S i
8After introducing the adimensional parameters p = rj^ /R^  and y = c^/Cq , the 
corresponding equations for voltage V(5jT) and current I(5jT) become
a2v _ av (I’a), a2i  _ ai
a? 2 = St as2 " 3t (l'b)
v(5 , 0 ) = v0 a | ), 5 e [0 , i] (2'a), I (? .0 ) = i 0 U5), § 6  [0 , 1 ] (2' b)
|f(0,T) -pV(0,T) = 0 (3'a),
2
2-j (0,t ) -p fi(0,T) = o (3'b)
Mf(l,r)+Y |f(l,T) = 0
a? 2 35
(4'a), §|(1,t ) +YI(1,t ) = o (4'b)
The diffusion equation is normally solved by separation of variables. 
Considering the current, we seek a general solution of the form I(§,t ) = 
g(5)MT)* Equation (l'b) is thus equivalent to the two equations




2,+ |jl h 0
2
for constant jj,. Any function of the form (A cos p,§ + Bsinp,^)e ^ T is a 
solution of (l'b); the constant p, is any of the eigenvalues of the problem, 
i.e., any choice which satisfies the boundary value problem (3'b),(4'b). 
Specifically, after some obvious algebra, from (3'b) and (4'b) we obtain 
the characteristic equation
tgp. = . I . _JL_
Y +  P jjl Y +  p (5)
The infinitely many solutions of (5) occur symmetrically with respect to 
0. Therefore we restrict ourselves to |i > 0. (A graphical display of the 
solution set is given in figure 3). The eigenvalues {p,^ : i = 0,1,...} 
are indexed so that P-q < P>^  < • ••; note that p, > (2i-l)rr/2 for i ^ 1. As 
is well-known, to each p,^  there corresponds an eigenfunction g^(?) which
simultaneously satisfies
gj(5) + M.?g±(§) « 0, (X")
gV(0) - pg:(o> = o, (3")
g!(l) + Ygt(l) « 0. (4")
2Unfortunately, relation (3"), which is equivalent to pg^(O) +(i^g^(0)=0, 
fails to realize the classical Sturm-Liouville condition [10], so that 
[g^(5): i = 1,2,...} is not a set of orthogonal functions. However by 
defining the "inner product" of functions on [0,1] in the following uncon­
ventional way
<<u,v>> Ê j* u(g)v(g)dg + ^ -v-^  (6)
0 p
It is easily shown that the eigenfunctions can be normalized so that
« g ^ g j »  = Si r  O )
where Ô^  is the Kronecker symbol. Since (3") applied to the general 
expression g(§) = Acosp,| + Bsinp,^ yields A = - (p /y. ) B, we have;
10
gi(5) = Gi(sinM<i5 - cos \i±l )  (8)
where is a constant. We can now project — in the sense of our inner 
product (6) — the initial condition 1(5,0) on the set {gi(5)]> and obtain
I± =<<!(?,0),g.(?)» ,
whence the general solution for the current is
200 “M-T
I(§,t ) = S I.g ,(S)e • (9)
i=0
2.2 Analysis of the saturated regime
As mentioned earlier, in the saturated regime starting at t = 0, 
capacitor Cq and the line are at voltage Vq , and the transistor is modeled 
as a current generator with current value -I . The circuit is modeled as 
in figure 4. Therefore, boundary conditions (3) must be replaced by the
Figure 4. Model of the saturated regime, 
new nonhomogeneous conditions
i(0,t) = -IQ.
The current I(5,t ) can thus be expressed as
Kl, t ) = I0 (D + I^l.T)
11
where I^(5,t ) satisfies homogeneous boundary conditions
’ Ix(0,t ) - 0
' a i. <3'
- ^ a . T )  + Yi1a,r) = o
with initial conditions ^(§,0) = -IQ (§), while the stationary term I (§) 
satisfies the boundary conditions
' V ° >  -  - I0 
1 SI0
( - a r (1) + Y i0d )  = o.
The latter, and equation (l'b), immediately yield
V «  = V y + T «  - 1}-
Turning now to I^CIjt), note that condition (3ni) implies RQ = », or 
equivalently, p = 0. As a consequence the boundary conditions for the 
eigenfunctions {g^(§)j become
g.(0) = 0
' g!(l) + Yg.(l) = 0
which are of the Sturm-Liouvilie type. Indeed, from (8) the eigen­
functions become
gt(S) = sin 2|i . * s in i§ > (i 1,2,...)^
1 - 2m-,
( 1) It should be noted that the eigenvalue m-q = 0 does not yield a valid 
e igenfunct ion.
12
and they form an orthonormal set in the conventional sense. The coefficients 
1  ^are therefore expressed as
h  -
(where ( ) denotes the conventional inner product) and
2<=° -|JL .T




(I.T) = I0(7^ï 1-1) + 2 l i & A D e  1
i=l
( 10)
We shall refer to the two terms in the right side of (10) as the stationary 
and transient terms, respectively.
The expression of V(1,t ), the voltage at the gate capacitor end of 
the line, is obtained from I(l,j) and the capacitor equation, as
V(1,t ) = VQ J i ( i , 8) æ = v n 
o
rc* To




2(Note the corrective factor rci due to the normalization of time.) From 
this, by integrating I(|,t ) along the line, we obtain
( U )
1
V(0,T) = V(1,t ) + r l  J I(T|,t )<2T1.
0
From this expression for V(0,t ) we can determine the time Tp^ at which 
V(0,t ) = Vpq , i.e. the time at which the regime changes. Assuming that
OVp0/V0 = 0.8, by numerical evaluation we have ascertained that for y £ 10°
-8at t = TpQ the transient term of ( 10) is all but negligible (< 10 •I(b>Tp0)).
Therefore in this range of y , we may safely assume
I(^,TP0) I0 Y^ + I s " 1)
as the initial condition for the current in the ohmic regime.
13
2.3 Analysis of the ohmic regime
In this case, the phenomenon is governed by (l'b) (3'b) (4'b) with 
initial condition
I  (5 .0 )  = I 0 ( ^ Y  ?  -  ! )•  ( 2 " b )
This expression is projected on the basis of the eigenfunctions (8) 
according to the unconventional rule (6), thereby obtaining
xi  ■ ^ « y + T  Hi  ‘  V
where H^, and (i = 0,1,...) are easily computable functions of the
parameters p,, p, and y . It follows that
2“M- ,.T
K 5 , t ) = I 0 S  Hi - K 1 ) g i (5 )e  1 ( 12)
,dVFrom -rj£I) we readily obtain the expression of V(|,t ), as follows:
that is,
with
V(I,T) =V(0,T)-rji J  I01,T)dTl
2 .“M» .T 5
- R 0 I< 0 , T )-rj& I0 > C ~ y  H . -  K .)e  1 J  g ± Cn)dTl
( 1 3  )
pG,
f i ( § )  = gi(0) + p j  g i (Tl)dTl = --j-— (cosp.^ +  ^  sinp£) (2 )
0 **i 1 *i
(2)It can be shown that the [f^(§)j are a set of eigenfunctions of the 
general solution of (1 * a),(3'a),(4'a).
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3. Discussion and conclusions.
Expressions (11) and (13), which respectively give the voltage V(?,t )
in the saturated and ohmic regimes, are the objective of our analysis.
In any given technology the ratio y/p = cR^/rCg is a constant; therefore
only one parameter describes the behavior. Several discharge curves have
-2 - 1  2 3been plotted in figure 5, for the values of y = 10 ,10 ,1, 10, 10 , 10 .
Taking as propagation delay the instant t for which V(l,t ) = V ~  0.2 VPR PR TH '
we have plotted in figure 6 the relation between t and y. On a purelyPR





qualitative basis, at this point it is interesting to observe the following
-4facts (here we assume that p £ 10 y, as in current technology):
(i) For small values of y (roughly, < 10^), the propagation delay
is practically constant and is determined by the characteristics 
of the devices. This is the unchallenged domain of the constant 
delay (or synchronous model).
0 3(ii) For larger values of y (roughly, 10 < y < 10 ), the propagation
delay is basically proportional to y (i.e. to the wire length i ).
This is the domain of the capacitive model.
3(iii) For very large values of y (roughly, y > 10 ), the dependency of 
the propagation delay upon y begins to deviate from linearity, 
i.e. the effects of the dispersive transmission line begin to be 
felt. This is the domain of the diffusion model.
On a less qualitative basis, we have examined expression (13) and 
evaluated V(59t ) by summing at first a very large number of terms of the 
series in the right side, and next restricting the calculation to the first 
term (corresponding to i = 0). Since is very close to 0 and |j. > (2i-l)n/2,
as was to be expected the sum of all other terms is negligible with respect 
to the first term. Therefore we shall now consider the approximate — but 
basically valid — expression
2—{j, q*
V(S.T) = V o  <7+1 Ho ' W ?)e • (14)




where — we Recall — (j,q is the smallest positive solution of equation (5). 





V o = yp _L _
M*
0
Y +  P M*0 Y +  p
CD = R0c0(i + Y + p)(i + T^ 7 iZi t.,20i: (15)
Letting s(Y,p) = (Y + p) 2 t V 1/(1 + Y + P) > e gives the relative deviation
i=l 1 U
of tp from RqCq (1 + Y + p )j which is linear in p and y and gives the delay 
in an idealized capacitive model. In this model the dispersive line is 
replaced by a single equivalent capacitance of value ci,(l + p/y), where 
p/y is a constant in any given fabrication technology; indeed Cq (1+y + p )  =  
Cq + ci,(l + p/y). It is therefore of interest to obtain the behavior of e 
as a function of p and y. A set of contour lines of e is plotted in a 




10 ■  10 10 10 Contour lines of e (p,y).
0001
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It seems reasonable to try to define in this diagram the regions of 
validity of each of the three models: synchronous, capacitive, diffusion. 
Specifically, referring to equation (15), we may (somewhat arbitrarily) 
define the region of the synchronous model as the one where t £ 2RqCq 
(that is, the time constant is at most twice that due to the devices alone); 
by an equally arbitrary criterion, we may define the region of the 
capacitive model as the one where e £ 1 (a deviation which at most cor­
responds to doubling the propagation delay). This region is shown unshaded 
in figure 7. In the same diagram each technology is represented by a 
straight line of slope +1, since — as we noted — in any given technology 
p = ICjY (K^, a constant). Current MOS technology is characterized by the 
following parameter values:
Feature width ) = 2.5 |im
Field oxide thickness = 1 p  
Gate oxide thickness = 600 A 
Aluminum thickness = 1 p,m 
Power supply voltage = 5 V
We assume that 2X and 3\ be, respectively, the channel length of transistors
and the width of aluminum wires; in addition the minimum channel width is
chosen 4X [1]. Recalling that the resistivity of aluminum is 0.28xl0~7 Qm
that the dielectric constant of SiC>2 is 0.46 X 10_1° F/m, and that the
-1 2electron mobility in Si is about 0.8x10 m /Vsec (we refer here to the 
n-channel portion of CMOS), we obtain the following values (see [1] [11]):
IQ = 0.98 mA, Rq = 4.05X103 Q, CQ = 4.12X10“2 pF
3 -inr = 3.78X10 Q/m, c = 3.46X10 F/m
18
whence p/y = tCq/cR^ = 1.10x10 The corresponding straight-line is shown 
in figure 7. In addition, assuming a maximum chip width of 10 mm, we have 
Y ^ 84. The corresponding point is also shown in figure 7.
In a scaled-down technology of the foreseeable future, not all 
parameters are likely to be changed according to a fixed ratio. Indeed 
it appears that "feature size", gate oxide thickness, and power supply will 
be scaled down, while there is a strong interest in maintaining the thick­
nesses of both aluminum and field oxide. Therefore a reasonable set of 
parameters of a future scaled-down technology will be
Feature width = 0.5 (im
Field oxide thickness = 1 |im
oGate oxide thickness = 150 A
Aluminum thickness = 1 p,m
Power supply voltage = 3 V
3 -3Correspondingly we obtain: Iq = 1.4 mA, Rq = 1.69X 10 Q, Cq = 6.5X 10 pF,
r = 1.89XlO^Q/m, c =6.93x10 ^  F/m, whence p/y = 0.992 X 10 Moreover,
2assuming a maximum chip width of 50 mm, we obtain y ^ 5.65 X 10 . The 
° max
corresponding curve and point are also plotted in figure 7.
The conclusion we extract from the preceding analysis is that not only 
the current but also the projected MOS-FET VLSI technologies fall in the 
domains of either the synchronous or the capacitive models. In the latter
propagation delay is proportional to the length of the wires. Note, how­
ever, that this propagation delay is computed in the hypothesis that both 
the driving and the driven transistors be standard (i.e., of minimum size). 
However, by raising the channel width of the driving transistor, the 
current In increases and t decreases. Indeed — as suggested by Carver- 
Mead [ 1 ] and Thompson [ 3] — if the channel width is proportional to the 
capacitive load for all transistors, one approaches constant propagation 
time and, presumably, current density becomes the limiting factor.
19
It must be noted, however, that projected future technology may reach 
the (conventional) boundary of the capacitive model region. Beyond this 
boundary, a possible design philosophy — as suggested by Chazelle-Monier 
[4] — is to introduce repeaters on long wires in order to achieve delay 
proportional to the wire length. Note, however, that in this case we can 
no longer avail ourselves of channel width control. Another alternative, 
entirely in the realm of speculation, could be the development of integrated 
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